( en | de | ru )

 

Disambiguation of "Kawaguchi, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
Energy-efficient Spin-Transfer Torque RAM cache exploiting additional all-zero-data flags.

, , , and . ISQED, page 216-222. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hirokazu Kawaguchi

Hiroshi Kawabe

Hiroshi Murata

Hiroshi Kubota

Hiroshi Uchida

 

Other publications of authors with the same name

A Case Study for Improving Performances of Deep-Learning Processor with MRAM., , , , , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2024)A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current., , and . IEEE J. Solid State Circuits, 35 (10): 1498-1501 (2000)Signal contributions to heavily diffusion-weighted functional magnetic resonance imaging investigated with multi-SE-EPI acquisitions., , , , , , , and . NeuroImage, (2014)Aggregation Efficiency-Aware Greedy Incremental Tree Routing for Wireless Sensor Networks., , , , , and . IEICE Trans. Commun., 89-B (10): 2741-2751 (2006)A Low-Power Multi Resolution Spectrum Sensing Architecture for a Wireless Sensor Network with Cognitive Radio., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (11): 2287-2294 (2011)An I/O-Sized ADC with Second-Order TDC and MOM Capacitor Voltage-to-Time Converter., , , , and . IEICE Trans. Electron., 98-C (6): 489-495 (2015)Error Propagation Analysis for Single Event Upset considering Masking Effects on Re-Convergent Path., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (6): 1198-1205 (2016)7T SRAM Enabling Low-Energy Instantaneous Block Copy and Its Application to Transactional Memory., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (12): 2693-2700 (2011)Multiple-Bit-Upset and Single-Bit-Upset Resilient 8T SRAM Bitcell Layout with Divided Wordline Structure., , , , and . IEICE Trans. Electron., 95-C (10): 1675-1681 (2012)A Low-Power Multi-Phase Oscillator with Transfer Gate Phase Coupler Enabling Even-Numbered Phase Output., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (12): 2701-2708 (2011)