From post

A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed.

, , , , , , , , , , , , , , , , и . IEEE J. Solid State Circuits, 52 (10): 2769-2785 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

An offset-tolerant current-sampling-based sense amplifier for Sub-100nA-cell-current nonvolatile memory., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 206-208. IEEE, (2011)A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time., , , , , , , , и . ISSCC, стр. 434-436. IEEE, (2012)Area-Efficient Embedded Resistive RAM (ReRAM) Macros Using Logic-Process Vertical-Parasitic-BJT (VPBJT) Switches and Read-Disturb-Free Temperature-Aware Current-Mode Read Scheme., , , , , , , , , и . IEEE J. Solid State Circuits, 49 (4): 908-916 (2014)Self-Convergent Trimming SRAM True Random Number Generation With In-Cell Storage., , , , , и . IEEE J. Solid State Circuits, 54 (9): 2614-2621 (2019)A ReRAM Macro Using Dynamic Trip-Point-Mismatch Sampling Current-Mode Sense Amplifier and Low-DC Voltage-Mode Write-Termination Scheme Against Resistance and Write-Delay Variation., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 54 (2): 584-595 (2019)High Density Embedded 3D Stackable Via RRAM in Advanced MCU Applications., , , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)A novel single poly-silicon EEPROM using trench floating gate., , и . MTDT, стр. 35-37. IEEE Computer Society, (2005)Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices., , , , , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (2): 183-193 (2015)A Low-Voltage Bulk-Drain-Driven Read Scheme for Sub-0.5 V 4 Mb 65 nm Logic-Process Compatible Embedded Resistive RAM (ReRAM) Macro., , , , , , , , , и . IEEE J. Solid State Circuits, 48 (9): 2250-2259 (2013)Low-cost logarithmic CMOS image sensing by nonlinear analog-to-digital conversion., , , и . IEEE Trans. Consumer Electronics, 51 (4): 1212-1217 (2005)