Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

V-P cache: a storage efficient virtual cache organization., , , , and . Microprocess. Microsystems, 17 (9): 537-546 (1993)An accurate and practical buffer allocation model for the buffer cache based on marginal gains., , , , , and . Inf. Process. Lett., 85 (2): 93-97 (2003)Bounding Cache-Related Preemption Delay for Real-Time Systems., , , , , , , , , and . IEEE Trans. Software Eng., 27 (9): 805-826 (2001)Caller ID System in the Internet Environment., , , , , , and . USENIX Security Symposium, USENIX Association, (1993)Limited Preemptible Scheduling to Embrace Cache Memory in Real-Time Systems., , , , and . LCTES, volume 1474 of Lecture Notes in Computer Science, page 51-64. Springer, (1998)On the Existence of a Spectrum of Policies that Subsumes the Least Recently Used (LRU) and Least Frequently Used (LFU) Policies., , , , , , and . SIGMETRICS, page 134-143. ACM, (1999)Multiple neural networks using the reduced input dimension., , , , and . ICASSP (2), page 601-604. IEEE Computer Society, (1994)Competitive learning neural network with dynamic output neuron generation., , , , and . Neural Parallel & Scientific Comp., 2 (4): 431-450 (1994)Enhanced analysis of cache-related preemption delay in fixed-priority preemptive scheduling., , , , , , , , and . RTSS, page 187-198. IEEE Computer Society, (1997)An Accurate Worst Case Timing Analysis Technique for RISC Processors., , , , , , , , and . RTSS, page 97-108. IEEE Computer Society, (1994)