Author of the publication

A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing.

, , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (2): 329-340 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller., , , , , , , , and . CF, page 379-380. ACM, (2023)A multi-Gbps unrolled hardware list decoder for a systematic polar code., , , , , and . ACSSC, page 1194-1198. IEEE, (2016)A 0.5 V 2.5 μW/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13nW/kB SRAM Retention in 55nm Deeply-Depleted Channel CMOS., , , , , , , , and . CICC, page 1-4. IEEE, (2019)PolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar Codes., , , , , , , and . CoRR, (2017)A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (2): 329-340 (2018)Minimum Energy Point in Constant Frequency Designs under Adaptive Supply Voltage and Body Bias Adjustment in 55 nm DDC., , , , , , , , and . PRIME, page 285-288. IEEE, (2019)DynOR: A 32-bit microprocessor in 28 nm FD-SOI with cycle-by-cycle dynamic clock adjustment., , , , , and . ESSCIRC, page 261-264. IEEE, (2016)A 65-nm CMOS area optimized de-synchronization flow for sub-VT designs., , , , , and . VLSI-SoC, page 380-385. IEEE, (2013)Synthesis and layout of an asynchronous network-on-chip using Standard EDA tools., , , and . NORCHIP, page 1-6. IEEE, (2014)