Author of the publication

3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits.

, , , , , , , and . ICCAD, page 590-597. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

LP based white space redistribution for thermal via planning and performance optimization in 3D ICs., , , , and . ASP-DAC, page 209-212. IEEE, (2008)Rethinking thermal via planning with timing-power-temperature dependence for 3D ICs., , , , , and . ASP-DAC, page 261-266. IEEE, (2011)VLSI floorplanning with boundary constraints based on corner block list., , , , , and . ASP-DAC, page 509-514. ACM, (2001)Automatic enhanced CDFG generation based on runtime instrumentation., , , and . CSCWD, page 92-97. IEEE, (2013)Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs., , , , , and . Integr., 46 (1): 1-9 (2013)Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (11): 2143-2147 (2012)A buffer planning algorithm for chip-level floorplanning., , , , , , and . Sci. China Ser. F Inf. Sci., 47 (6): 763-776 (2004)Corner block list representation and its application with boundary constraints., , , , , and . Sci. China Ser. F Inf. Sci., 47 (1): 1-19 (2004)An integrated floorplanning with an efficient buffer planning algorithm., , , , , , and . ISPD, page 136-142. ACM, (2003)Novel and efficient min cut based voltage assignment in gate level., , , , , and . ISQED, page 150-155. IEEE, (2011)