( en | de | ru )

 

Disambiguation of "Unekawa, Yasuo"

Author of the publication

copydeleteadd this publication to your clipboard
A 110-MHz/1-Mb synchronous TagRAM.

, , , , , , , , , , , and . IEEE J. Solid State Circuits, 29 (4): 403-410 (April 1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yasuo Kamata

Yasuo Tokunaga

Yasuo Nakayama

 

Other publications of authors with the same name

An area-efficient, standard-cell based on-chip NMOS and PMOS performance monitor for process variability compensation., , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2012)3D-integrated, low-height, small module design techniques for 4.48GHz, 560MHz-bandwidth TransferJet™ transceiver., , , , , , , , , and 6 other author(s). RWS, page 76-78. IEEE, (2014)A 7uW deep-sleep, ultra low-power WLAN baseband LSI for mobile applications., , , , , , , , , and 4 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2011)A -70dBm-sensitivity 522Mbps 0.19nJ/bit-TX 0.43nJ/bit-RX transceiver for TransferJet™ SoC in 65nm CMOS., , , , , , , , , and 8 other author(s). VLSIC, page 74-75. IEEE, (2012)19.3 66.3KIOPS-random-read 690MB/s-sequential-read universal Flash storage device controller with unified memory extension., , , , , , , , , and 4 other author(s). ISSCC, page 330-331. IEEE, (2014)4.1 A 3-phase digitally controlled DC-DC converter with 88% ripple reduced 1-cycle phase adding/dropping scheme and 28% power saving CT/DT hybrid current control., , , , and . ISSCC, page 78-79. IEEE, (2014)An 802.11ax 4×4 spectrum-efficient WLAN AP transceiver SoC supporting 1024QAM with frequency-dependent IQ calibration and integrated interference analyzer., , , , , , , , , and 43 other author(s). ISSCC, page 442-444. IEEE, (2018)A 27% active and 85% standby power reduction in dual-power-supply SRAM using BL power calculator and digitally controllable retention circuit., , , , , , , , , and 1 other author(s). ISSCC, page 320-321. IEEE, (2013)A single-chip 802.11a MAC/PHY with a 32-b RISC processor., , , , , , and . IEEE J. Solid State Circuits, 38 (11): 2001-2009 (2003)High-Throughput, Low-Power Software-Defined Radio Using Reconfigurable Processors., , , , , , , , and . IEEE Micro, 31 (6): 19-28 (2011)