Author of the publication

Design of efficient error resilience in signal processing and control systems: From algorithms to circuits.

, , and . IOLTS, page 192-195. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dedicated Rewriting: Automatic Verification of Low Power Transformations in Register Transfer Level., , and . J. Low Power Electron., 5 (3): 339-353 (2009)Test data compression and test time reduction using an embedded microprocessor., and . IEEE Trans. Very Large Scale Integr. Syst., 11 (5): 853-862 (2003)Delay Defect Diagnosis Methodology Using Path Delay Measurements., , and . IEICE Trans. Electron., 98-C (10): 991-994 (2015)A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages., , , and . J. Electron. Test., 19 (2): 149-160 (2003)Hierarchical multi-level fault simulation of large systems., , , , and . J. Electron. Test., 1 (2): 139-149 (1990)Synthesis of Native Mode Self-Test Programs., and . J. Electron. Test., 13 (2): 137-148 (1998)Refactoring of Timing Graphs and Its Use in Capturing Topological Correlation in SSTA., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (4): 485-496 (2012)A Novel Approach to Accurate Timing Verification Using RTL Descriptions., and . DAC, page 638-641. ACM Press, (1989)Average Interconnection Length and Interconnection Distribution Based on Rent's Rule., and . DAC, page 574-577. ACM Press, (1989)FERRARI: A Tool for The Validation of System Dependability Properties., , and . FTCS, page 336-344. IEEE Computer Society, (1992)