( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Processor-embedded distributed smart disks for I/O-intensive workloads: architectures, performance models and evaluation.

, , , и . J. Parallel Distributed Comput., 64 (3): 427-446 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Melih Kandemir

Judith Kandemir

Yasemin Kandemir

Bahadir Kandemir

Mahmut Günay

 

Другие публикации лиц с тем же именем

Energy-Aware Code Replication for Improving Reliability in Embedded Chip Multiprocessors., , , и . SoCC, стр. 77-78. IEEE, (2006)Using Task Recomputation During Application Mapping in Parallel Embedded Architectures., , и . CDES, стр. 29-35. CSREA Press, (2006)Hybrid-comp: A criticality-aware compressed last-level cache., , , и . ISQED, стр. 25-30. IEEE, (2018)Array Regrouping and Its Use in Compiling Data-Intensive Embedded Applications., и . IEEE Trans. Computers, 53 (1): 1-19 (2004)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , и . ICCAD, стр. 1-8. IEEE, (2017)The Sleep Deprivation Attack in Sensor Networks: Analysis and Methods of Defense., , , , , и . IJDSN, 2 (3): 267-287 (2006)FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads., , и . HPCA, стр. 426-439. IEEE, (2019)Adaptive prefetching for shared cache based chip multiprocessors., , и . DATE, стр. 773-778. IEEE, (2009)Performance aware secure code partitioning., , и . DATE, стр. 1122-1127. EDA Consortium, San Jose, CA, USA, (2007)Memory bank aware dynamic loop scheduling., , , и . DATE, стр. 1671-1676. EDA Consortium, San Jose, CA, USA, (2007)