@dblp

Clear: c̲ross-l̲ayer e̲xploration for a̲rchitecting r̲esilience combining hardware and software techniques to tolerate soft errors in processor cores.

, , , , , , , , , , and . DAC, page 68:1-68:6. ACM, (2016)

Links and resources

Tags