Article,

A Scalable 0.128-1 Tb/s, 0.8-2.6 pJ/bit, 64-Lane Parallel I/O in 32-nm CMOS.

, , , , , , , , , and .
IEEE J. Solid State Circuits, 48 (12): 3229-3242 (2013)

Meta data

Tags

Users

  • @dblp

Comments and Reviews