Author of the publication

Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures.

, , and . DAC, page 41:1-41:6. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A thermally-aware energy minimization methodology for global interconnects., , , and . DATE, page 1213-1218. IEEE, (2017)Reversible logic synthesis of k-input, m-output lookup tables., , and . DATE, page 1235-1240. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement., , and . DATE, page 1465-1468. IEEE, (2018)Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework., , and . DAC, page 107:1-107:6. ACM, (2016)Design of a universal logic block for fault-tolerant realization of any logic operation in trapped-ion quantum circuits., , , and . Quantum Inf. Process., 13 (5): 1267-1299 (2014)Low write-energy STT-MRAMs using FinFET-based access transistors., , and . ICCD, page 374-379. IEEE Computer Society, (2014)Optimizing the Operating Voltage of Tunnel FET-Based SRAM Arrays Equipped with Read/Write Assist Circuitry., , and . ACM Great Lakes Symposium on VLSI, page 415-420. ACM, (2016)A Less Biased Evaluation of Out-of-distribution Sample Detectors., , and . BMVC, page 3. BMVA Press, (2019)Cofactor Sharing for Reversible Logic Synthesis., , and . ACM J. Emerg. Technol. Comput. Syst., 11 (2): 14:1-14:21 (2014)A 125mV 2ns-access-time 16Kb SRAM design based on a 6T hybrid TFET-FinFET cell., , and . ISQED, page 280-285. IEEE, (2018)