( en | de | ru )

 

Disambiguation of "Benabdenbi, Mounir"

Author of the publication

copydeleteadd this publication to your clipboard
BIST for logic and local interconnect resources in a novel mesh of cluster FPGA.

, , and . DFTS, page 296-301. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mounir Baslam

Mounir Kaaniche

Mounir Fendri

Mounir Hassani

Mounir Khafaga

 

Other publications of authors with the same name

On-Line Adjustable Precision Computing., , , and . DTIS, page 1-5. IEEE, (2019)Configurable serial fault-tolerant link for communication in 3D integrated systems., , , and . IOLTS, page 115-120. IEEE Computer Society, (2010)On-line test and monitoring of multi-processor SoCs: A software-based approach., , and . LATW, page 1-6. IEEE, (2009)CSL: Configurable Fault Tolerant Serial Links for Inter-die Communication in 3D Systems., , , and . J. Electron. Test., 28 (1): 137-150 (2012)Cost-efficient of a cluster in a mesh SRAM-based FPGA., , and . IOLTS, page 75-80. IEEE, (2014)An in-memory monitoring database for self adaptive MP2SoCs., , , , , , , and . DASIP, page 97-104. IEEE, (2010)Localization of damaged resources in NoC based shared-memory MP2SOC, using a Distributed Cooperative Configuration Infrastructure., , , , and . VTS, page 229-234. IEEE Computer Society, (2011)Application-independent testing of multilevel interconnect in mesh-based FPGAs., , and . DTIS, page 1-6. IEEE, (2015)System on chip project: Integration of a Motion-JPEG video decoder., , and . EWME, page 167-170. IEEE, (2014)FPU Reduced Variable Precision in Time: Application to the Jacobi Iterative Method., , and . ISVLSI, page 170-175. IEEE, (2021)