Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Twin-Coupled Sense Amplifier to improve margin in 1T-1MTJ based MRAM array., , , and . VDAT, page 1-4. IEEE, (2020)Integrated Cooperative Synchronization for Wireless Sensor Networks., , , and . IEEE Wirel. Commun. Lett., 8 (3): 701-704 (2019)A testbed validated simple time synchronization protocol for clustered wireless sensor networks for IoT., , and . J. Intell. Fuzzy Syst., 36 (5): 4531-4543 (2019)A low power high speed MTJ based non-volatile SRAM cell for energy harvesting based IoT applications., , , and . Integr., (2019)Variants of Priority Scheduling Algorithms for Reducing Context-Switches in Real-Time Systems., , , and . ICDCN, volume 4308 of Lecture Notes in Computer Science, page 466-478. Springer, (2006)A Novel Architecture for FPGA Implementation of Otsu's Global Automatic Image Thresholding Algorithm., , , and . VLSID, page 300-305. IEEE Computer Society, (2014)Evaluation of priority based real time scheduling algorithms: choices and tradeoffs., , and . SAC, page 302-307. ACM, (2008)A Context-Switch Reduction Heuristic for Power-Aware Off-Line Scheduling., , , and . Asia-Pacific Computer Systems Architecture Conference, volume 4186 of Lecture Notes in Computer Science, page 437-444. Springer, (2006)An Energy Efficient Selective Placement Scheme for Set-Associative Data Cache in Embedded System., , , , and . ESA, page 188-196. CSREA Press, (2007)An efficient adaptive block pinning for multicore architectures., and . Microprocess. Microsystems, 39 (3): 181-188 (2015)