Author of the publication

Sea of leads (SoL) characterization and design for compatibility with board-level optical waveguide interconnection.

, , , , , and . CICC, page 491-494. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications., , and . IEEE Trans. Computers, 50 (1): 67-82 (2001)A physical model for the transient response of capacitively loaded distributed rlc interconnects., , and . DAC, page 763-766. ACM, (2002)CMOS system-on-a-chip voltage scaling beyond 50nm., , , and . ACM Great Lakes Symposium on VLSI, page 7-12. ACM, (2000)Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method., and . IEEE Trans. Very Large Scale Integr. Syst., 16 (6): 745-754 (2008)Electrical and optical clock distribution networks for gigascale microprocessors., , , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (5): 582-594 (2002)A compact physical via blockage model., , , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (6): 689-692 (2000)Global interconnect design in a three-dimensional system-on-a-chip., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (4): 367-372 (2004)Relative inductance extraction method., and . CICC, page 481-484. IEEE, (2004)Revolutionary NanoSilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems., , and . CICC, page 421-428. IEEE, (2007)Scanning the issue., and . Proc. IEEE, 74 (12): 1603-1604 (1986)