( en | de | ru )

 

Disambiguation of "Aziz, Ahmedullah"

Author of the publication

copydeleteadd this publication to your clipboard
Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors.

, , , , , , , and . ISVLSI, page 649-654. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hassan Azizian

Majid Azizi

Faiz Ghanni Aziz

Farah Aziz

Ali Azizkabiri

 

Other publications of authors with the same name

COAST: Correlated material assisted STT MRAMs for optimized read operation., , , and . ISLPED, page 1-6. IEEE, (2015)An Oscillator-based MaxSAT solver., , , , , , , , , and 1 other author(s). CoRR, (2021)CMOS-Compatible Ising Machines built using Bistable Latches Coupled through Ferroelectric Transistor Arrays., , , , , , , , , and 1 other author(s). CoRR, (2022)Advancing Nonvolatile Computing With Nonvolatile NCFET Latches and Flip-Flops., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (11): 2907-2919 (2017)Quantum Anomalous Hall Effect-Based Variation Robust Binary Content Addressable Memory., , , , , and . MWSCAS, page 331-335. IEEE, (2023)Computing with ferroelectric FETs: Devices, models, systems, and applications., , , , , , , , , and 9 other author(s). DATE, page 1289-1298. IEEE, (2018)Ternary In-Memory Computing with Cryogenic Quantum Anomalous Hall Effect Memories., , , , , and . ACM Great Lakes Symposium on VLSI, page 521-526. ACM, (2023)CMOS-based Single-Cycle In-Memory XOR/XNOR., , , , and . CoRR, (2023)Cryogenic Memory Technologies., , , and . CoRR, (2021)Variation-aware Design Space Exploration of Mott Memristor-based Neuristors., , , , , and . ISVLSI, page 68-73. IEEE, (2022)