Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improving DRAM Performance by Parallelizing Refreshes with Accesses., , , , , , and . CoRR, (2017)Improving cache performance using read-write partitioning., , , , and . HPCA, page 452-463. IEEE Computer Society, (2014)Improving DRAM performance by parallelizing refreshes with accesses., , , , , , and . HPCA, page 356-367. IEEE Computer Society, (2014)Timestamp snooping: an approach for extending SMPs., , , , , , , , , and . ASPLOS, page 25-36. ACM Press, (2000)A Case For Asymmetric Processing in Memory., and . IEEE Comput. Archit. Lett., 18 (1): 22-25 (2019)Energy-efficient cache design using variable-strength error-correcting codes., , , , , and . ISCA, page 461-472. ACM, (2011)Base-Victim Compression: An Opportunistic Cache Compression Architecture., , and . ISCA, page 317-328. IEEE Computer Society, (2016)Adaptive Cache Compression for High-Performance Processors., and . ISCA, page 212-223. IEEE Computer Society, (2004)Compresso: Pragmatic Main Memory Compression., , and . MICRO, page 546-558. IEEE Computer Society, (2018)Detecting and mitigating data-dependent DRAM failures by exploiting current memory content., , , , , and . MICRO, page 27-40. ACM, (2017)