( en | de | ru )

 

Disambiguation of "da Costa, Eduardo A. C."

Author of the publication

copydeleteadd this publication to your clipboard
High performance motion estimation architecture using efficient adder-compressors.

, , , , and . SBCCI, ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Afonso da Costa

Alvaro Filipe da Costa

Paulo Eduardo Miranda Costa

Martin Costabel

Ilse Costas

 

Other publications of authors with the same name

Design of a radix-2m hybrid array multiplier using carry save adder format., , , and . SBCCI, page 172-177. ACM, (2005)Minimum number of operations under a general number representation for digital filter synthesis., , , and . ECCTD, page 252-255. IEEE, (2007)Reducing the Hamming distance of encoded FFT twiddle factors using improved heuristic algorithms., , and . LASCAS, page 1-4. IEEE, (2013)The Radix-2m Squared Multiplier., , , , and . ICECS, page 1-4. IEEE, (2020)Exploring Approximate Arithmetic Units for a Power-Efficient Kalman Gain VLSI Design., , , , and . ICECS 2022, page 1-4. IEEE, (2022)Enhancing a HEVC interpolation filter hardware architecture with efficient adder compressors., , , and . NEWCAS, page 1-4. IEEE, (2015)Low power SATD architecture employing multiple sizes Hadamard Transforms and adder compressors., , , , and . NEWCAS, page 277-280. IEEE, (2017)Energy-efficient Gaussian filter for image processing using approximate adder circuits., , , and . ICECS, page 450-453. IEEE, (2015)Exploiting adder compressors for power-efficient 2-D approximate DCT realization., , , , and . LASCAS, page 383-386. IEEE, (2016)An Efficient N-bit 8-2 Adder Compressor with a Constant Internal Carry Propagation Delay., , , , , and . LASCAS, page 1-4. IEEE, (2020)