( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast FourierTransform in 0.25 mu m BulkCMOS.

, , , , и . ASAP, стр. 335-343. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Paul Schumacher

Paul Schumacher

Paul R Vogt

Paul R Steingraeber

Paul R Steingraeber

 

Другие публикации лиц с тем же именем

Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs., , , , и . FPL, стр. 391-396. IEEE, (2005)An efficient optimized JPEG 2000 tier-1 coder hardware implementation.. VCIP, том 5150 из Proceedings of SPIE, стр. 1089-1096. SPIE, (2003)A scalable, multi-stream MPEG-4 video decoder for conferencing and surveillance applications., , , , , , и . ICIP (2), стр. 886-889. IEEE, (2005)High-Level Algorithmic Complexity Analysis for the Implementation of a Motion-JPEG2000 Encoder., , , и . PATMOS, том 2799 из Lecture Notes in Computer Science, стр. 440-450. Springer, (2003)A Virtual Socket Framework for Rapid Emulation of Video and Multimedia Designs., , , и . ICME, стр. 872-875. IEEE Computer Society, (2005)A Single Program Multiple Data Parallel Processing Platform for FPGAs., , и . FCCM, стр. 302-303. IEEE Computer Society, (2004)Communication Primitives Driven Hardware Design and Test Methodology Applied on Complex Video Applications., , , , и . IEEE International Workshop on Rapid System Prototyping, стр. 246-249. IEEE Computer Society, (2005)A Software/Hardware Platform for Rapid Prototyping of Video and Multimedia Designs., , , и . IWSOC, стр. 30-33. IEEE Computer Society, (2005)Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast FourierTransform in 0.25 mu m BulkCMOS., , , , и . ASAP, стр. 335-343. IEEE Computer Society, (2002)