( en | de | ru )

 

Disambiguation of "Alon, Elad"

Author of the publication

copydeleteadd this publication to your clipboard
Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology.

, , , , and . IEEE J. Solid State Circuits, 51 (4): 871-880 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alon Geller

Noga Alon

Alon Tauber

Leonard Ekangwo Elad

Alon Padovicz

 

Other publications of authors with the same name

Miniaturizing Ultrasonic System for Portable Health Care and Fitness., , , , , , and . IEEE Trans. Biomed. Circuits Syst., 9 (6): 767-776 (2015)Design and Analysis of Energy-Efficient Reconfigurable Pre-Emphasis Voltage-Mode Transmitters., , , and . IEEE J. Solid State Circuits, 48 (8): 1898-1909 (2013)Circuits and techniques for high-resolution measurement of on-chip power supply noise., , and . IEEE J. Solid State Circuits, 40 (4): 820-828 (2005)LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (3): 1012-1022 (2021)Optical Interconnect for High-End Computer Systems., , , , , , , , , and 1 other author(s). IEEE Des. Test Comput., 27 (4): 10-19 (2010)Energy-Performance Tunable Logic., , and . IEEE J. Solid State Circuits, 44 (9): 2554-2567 (2009)An Efficient Mixed-Signal 2.4-GHz Polar Power Amplifier in 65-nm CMOS Technology., , , and . IEEE J. Solid State Circuits, 46 (8): 1796-1809 (2011)A Minimally Invasive 64-Channel Wireless μECoG Implant., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 50 (1): 344-359 (2015)A 12.8 GS/s Time-Interleaved ADC With 25 GHz Effective Resolution Bandwidth and 4.6 ENOB., and . IEEE J. Solid State Circuits, 49 (8): 1725-1738 (2014)10-Gbps, 5.3-mW Optical Transmitter and Receiver Circuits in 40-nm CMOS., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 47 (9): 2049-2067 (2012)