Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Universal RRAM-Based DNN Accelerator With Programmable Crossbars Beyond MVM Operator.

Z. Zhang, J. Jiang, Y. Zhu, Q. Wang, Z. Mao, and N. Jing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (7): 2094-2106 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Naifeng Liu

Yuanyuan Jing

Guangmei Jing

Hao Jing

Duohui Jing

Other publications of authors with the same name

Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU.N. Jing, S. Jiang, S. Chen, J. Zhang, L. Jiang, C. Li, and X. Liang. IEEE Trans. Very Large Scale Integr. Syst., 25 (2): 520-533 (2017)VR-DANN: Real-Time Video Recognition via Decoder-Assisted Neural Network Acceleration.Z. Song, F. Wu, X. Liu, J. Ke, N. Jing, and X. Liang. MICRO, page 698-710. IEEE, (2020)Scale Adaptive Proposal Network for Object Detection in Remote Sensing Images.S. Zhang, G. He, H. Chen, N. Jing, and Q. Wang. IEEE Geosci. Remote. Sens. Lett., 16 (6): 864-868 (2019)A 0.33 V 2.5 μW cross-point data-aware write structure, read-half-select disturb-free sub-threshold SRAM in 130 nm CMOS.W. Jin, W. He, J. Jiang, H. Huang, X. Zhao, Y. Sun, X. Chen, and N. Jing. Integr., (2017)Contention and energy aware mapping for real-time applications on Network-on-Chip.B. Ge, N. Jing, W. He, and Z. Mao. ISOCC, page 72-76. IEEE, (2012)SME: ReRAM-based Sparse-Multiplication-Engine to Squeeze-Out Bit Sparsity of Neural Network.F. Liu, W. Zhao, Y. Zhao, Z. Wang, T. Yang, Z. He, N. Jing, X. Liang, and L. Jiang. CoRR, (2021)A general statistical estimation for application mapping in Network-on-Chip.N. Jing, W. He, and Z. Mao. VLSI-SoC, page 172-175. IEEE, (2011)Resource constrained mapping of data flow graphs onto coarse-grained reconfigurable array.N. Jing, W. He, and Z. Mao. SoCC, page 260-265. IEEE, (2010)Redundancy based Interconnect Duplication to Mitigate Soft Errors in SRAM-based FPGAs.N. Jing, J. Zhou, J. Jiang, X. Chen, W. He, and Z. Mao. ICCAD, page 764-769. IEEE, (2015)CMC: Video Transformer Acceleration via CODEC Assisted Matrix Condensing.Z. Song, C. Qi, F. Liu, N. Jing, and X. Liang. ASPLOS (2), page 201-215. ACM, (2024)

BibSonomy

Disambiguation of "Jing, Naifeng"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Universal RRAM-Based DNN Accelerator With Programmable Crossbars Beyond MVM Operator.

Please choose a person to relate this publication to

Naifeng Liu

Yuanyuan Jing

Guangmei Jing

Hao Jing

Duohui Jing

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Jing, Naifeng"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Universal RRAM-Based DNN Accelerator With Programmable Crossbars Beyond MVM Operator.

Please choose a person to relate this publication to

Naifeng Liu

Yuanyuan Jing

Guangmei Jing

Hao Jing

Duohui Jing

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Universal RRAM-Based DNN Accelerator With Programmable Crossbars Beyond MVM Operator.