( en | de | ru )

 

Disambiguation of "Jiang, Jianfei"

Author of the publication

copydeleteadd this publication to your clipboard
A Universal RRAM-Based DNN Accelerator With Programmable Crossbars Beyond MVM Operator.

, , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (7): 2094-2106 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jianfei Kralle

Jianfei Wang

Jianfei Wei

Ping Jiang

Jiang Yi

 

Other publications of authors with the same name

A New Cellular-Based Redundant TSV Structure for Clustered Faults., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 458-467 (2019)A Universal RRAM-Based DNN Accelerator With Programmable Crossbars Beyond MVM Operator., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (7): 2094-2106 (2022)Subgraph Decoupling and Rescheduling for Increased Utilization in CGRA Architecture., , , , , , and . DATE, page 1394-1399. IEEE, (2021)A novel low power 64-kb SRAM using bit-lines charge-recycling and non-uniform cell scheme., , , , and . ICECS, page 528-531. IEEE, (2011)Deploying and Optimizing Convolutional Neural Networks on Heterogeneous Architecture., , , , , , and . ASICON, page 1-4. IEEE, (2019)Pareto Optimal Temporal Partition Methodology for Reconfigurable Architectures Based on Multi-objective Genetic Algorithm., , , and . IPDPS Workshops, page 425-430. IEEE Computer Society, (2012)A Rapid Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs., , , , , , , and . ISCAS, page 1-5. IEEE, (2019)Boosting ReRAM-based DNN by Row Activation Oversubscription., , , , and . ASP-DAC, page 604-609. IEEE, (2022)RTMDet-R2: An Improved Real-Time Rotated Object Detector., , , , , , and . PRCV (12), volume 14436 of Lecture Notes in Computer Science, page 352-364. Springer, (2023)MUG5: Modeling of Universal Chiplet Interconnect Express (UCIe) Standard Based on gem5., , , , , , and . ASICON, page 1-4. IEEE, (2023)