( en | de | ru )

 

Disambiguation of "Lee, Se-Joong"

Author of the publication

copydeleteadd this publication to your clipboard
One chip-low power digital-TCXO with sub-ppm accuracy.

, , , , , , and . ISCAS, page 17-20. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yong-Joong Lee

Se-Joo Lee

Jung-Joong Lee

Yong-Se Lee

Joong Fang

 

Other publications of authors with the same name

On-chip network based embedded core testing., , , , , , and . SoCC, page 223-226. IEEE, (2004)An arbitration look-ahead scheme for reducing end-to-end latency in networks on chip., , , and . ISCAS (3), page 2357-2360. IEEE, (2005)Packet-switched on-chip interconnection network for system-on-chip applications., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (6): 308-312 (2005)A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth., , , , , , , and . IEEE J. Solid State Circuits, 37 (5): 612-623 (2002)A 120-mW 3-D rendering engine with 6-Mb embedded DRAM and 3.2-GB/s runtime reconfigurable bus for PDA chip., , , , and . IEEE J. Solid State Circuits, 37 (10): 1352-1355 (2002)A 10Gbps/port 8×8 shared bus switch with embedded DRAM hierarchical output buffer., , and . ESSCIRC, page 461-464. IEEE, (2003)One chip-low power digital-TCXO with sub-ppm accuracy., , , , , , and . ISCAS, page 17-20. IEEE, (2000)Low energy transmission coding for on-chip serial communications., , and . SoCC, page 177-178. IEEE, (2004)81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (3): 370-383 (2009)A 670 ps, 64 bit dynamic low-power adder design., , and . ISCAS, page 28-31. IEEE, (2000)