( en | de | ru )

 

Disambiguation of "Pennisi, Salvatore"

Author of the publication

copydeleteadd this publication to your clipboard
Estimation of in-cylinder pressure using spark plug discharge current measurements.

, , , and . ECCTD, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Francesca Pennisi

Salvatore Loiero

Fundamentalmetanoia: Untersuchungen zu einem Ort eschato-praktischer Erfahrungs- und Erinnerungskultur. Uni Tübingen, habilitation, (2009)

Salvatore Cusenza

Salvatore Saputo

Salvatore Scarlata

 

Other publications of authors with the same name

670-na CMOS OTA for AMLCD Column Driver., , , and . Journal of Circuits, Systems, and Computers, 18 (2): 339-350 (2009)CMOS single-to-differential current amplifier., , and . ISCAS (3), page 2583-2586. IEEE, (2005)Constant and maximum bandwidth feedback amplifier with adaptive frequency compensation., , and . ISCAS, page 436-439. IEEE, (2012)The noise performance of CMOS Miller operational transconductance amplifiers with embedded current-buffer frequency compensation., , , and . I. J. Circuit Theory and Applications, 45 (4): 457-465 (2017)Active load with cross-coupled bulk for high-gain high-CMRR nanometer CMOS differential stages., , and . I. J. Circuit Theory and Applications, 47 (10): 1700-1704 (2019)High-speed CMOS unity-gain current amplifier., , and . Microelectron. J., 37 (10): 1086-1091 (2006)Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (5): 933-940 (2007)Advances in Reversed Nested Miller Compensation., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (7): 1459-1470 (2007)High-performance and simple CMOS interface circuit for differential capacitive sensors.. IEEE Trans. Circuits Syst. II Express Briefs, 52-II (6): 327-330 (2005)A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-µm CMOS., , , , , and . IEEE J. Solid State Circuits, 43 (6): 1403-1413 (2008)