( en | de | ru )

 

Disambiguation of "Choi, Sungpill"

Author of the publication

copydeleteadd this publication to your clipboard
14.1 A 126.1mW real-time natural UI/UX processor with embedded deep-learning core for low-power smart glasses.

, , , , , and . ISSCC, page 254-255. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Choi

Chiwon Choi

Carmen Choi

Jinsub Choi

Bongkyung Choi

 

Other publications of authors with the same name

An ultra-low-power and mixed-mode event-driven face detection SoC for always-on mobile applications., , , , , and . ESSCIRC, page 255-258. IEEE, (2017)2.4 ATOMUS: A 5nm 32TFLOPS/128TOPS ML System-on-Chip for Latency Critical Applications., , , , , , , , , and 56 other author(s). ISSCC, page 42-44. IEEE, (2024)10.4 A 1.22TOPS and 1.52mW/MHz augmented reality multi-core processor with neural network NoC for HMD applications., , , , , , , , , and . ISSCC, page 182-183. IEEE, (2014)A 141.4 mW Low-Power Online Deep Neural Network Training Processor for Real-time Object Tracking in Mobile Devices., , , , and . ISCAS, page 1-5. IEEE, (2018)DT-CNN: Dilated and Transposed Convolution Neural Network Accelerator for Real-Time Image Segmentation on Mobile Devices., , , , and . ISCAS, page 1-5. IEEE, (2019)A 0.5V, 6.2μW, 0.059mm2 Sinusoidal Current Generator IC with 0.088% THD for Bio-Impedance Sensing., , , and . CoRR, (2024)4.6 A1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications., , , , , and . ISSCC, page 1-3. IEEE, (2015)CNNP-v2: A Memory-Centric Architecture for Low-Power CNN Processor on Domain-Specific Mobile Devices., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (4): 598-611 (2019)Low-Power Convolutional Neural Network Processor for a Face-Recognition System., , , and . IEEE Micro, 37 (6): 30-38 (2017)CNNP-v2: An Energy Efficient Memory-Centric Convolutional Neural Network Processor Architecture., , , and . AICAS, page 38-41. IEEE, (2019)