Author of the publication

Topology-related effects of Gated-Vdd and Gated-Vss techniques on full-adder leakage and delay at 65nm and 45 nm.

, , and . APCCAS, page 972-975. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Effects of Register File Organization on Leakage Power Consumption., , and . CDES, page 85-88. CSREA Press, (2008)Performance of Sequence Alignment Bioinformatics Applications on General Purpose Processors: A Case Study., and . BIOCOMP, page 556-559. CSREA Press, (2006)Probability-Based Optimal Sizing of Power-Gating Transistors in Full Adders for Reduced Leakage and High Performance., , and . J. Low Power Electron., 8 (4): 464-471 (2012)Topology selection of FPGA look-up tables for low-leakage operation., , , and . ECCTD, page 73-76. IEEE, (2009)Analysing the performance of personal computers based on Intel microprocessors for sequence aligning bioinformatics applications., and . Int. J. Bioinform. Res. Appl., 3 (2): 187-205 (2007)Performance Measurement of Single, Dual and Quad Core Machines Using SPEC CPU2006., , , and . CDES, page 143-149. CSREA Press, (2009)Performance Analysis of an Intel Pentium-4 Based Personal Computer for Multiplke Sequence Alignment., and . CDES, page 74-77. CSREA Press, (2007)Topology-related effects of Gated-Vdd and Gated-Vss techniques on full-adder leakage and delay at 65nm and 45 nm., , and . APCCAS, page 972-975. IEEE, (2008)A Thermal-Aware Scheduling Algorithm for Core Migration in Multicore Processors., , and . J. Low Power Electron., 11 (2): 103-111 (2015)Execution characteristics of embedded applications on a Pentium 4-based personal computer., , , and . J. Embed. Comput., 4 (3-4): 107-116 (2011)