Author of the publication

An Energy Efficient Computing-in-Memory Accelerator With 1T2R Cell and Fully Analog Processing for Edge AI Applications.

, , , , , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (8): 2932-2936 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

TPNoC: An Efficient Topology Reconfigurable NoC Generator., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 77-82. ACM, (2023)NNASIM: An Efficient Event-Driven Simulator for DNN Accelerators with Accurate Timing and Area Models., , , , , , , and . ISCAS, page 2806-2810. IEEE, (2022)A 1T2R1C ReRAM CIM Accelerator With Energy-Efficient Voltage Division and Capacitive Coupling for CNN Acceleration in AI Edge Applications., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (1): 276-280 (2023)A Design of 16TOPS Efficient GEMM Module in Deep Learning Accelerator., , , , , , , , , and 2 other author(s). ICTA, page 59-60. IEEE, (2020)An Automated Compiler for RISC-V Based DNN Accelerator., , , , , , , , , and . ISCAS, page 3097-3101. IEEE, (2022)An Emerging NVM CIM Accelerator With Shared-Path Transpose Read and Bit-Interleaving Weight Storage for Efficient On-Chip Training in Edge Devices., , , , , , , , , and 2 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 70 (7): 2645-2649 (July 2023)A 11.6μ W Computing-on-Memory-Boundary Keyword Spotting Processor with Joint MFCC-CNN Ternary Quantization., , , , , , , , and . ISCAS, page 2816-2820. IEEE, (2022)A Semi-Floating Gate Transistors In-Memory Computing design with 40.14 TOPS/W for matrix-multiplication with frequently updated weight., , , , , , , and . ASICON, page 1-4. IEEE, (2021)An Energy Efficient Computing-in-Memory Accelerator With 1T2R Cell and Fully Analog Processing for Edge AI Applications., , , , , , , , , and 3 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 68 (8): 2932-2936 (2021)Graph Representation Learning for Microarchitecture Design Space Exploration., , , , , and . DAC, page 1-6. IEEE, (2023)