( en | de | ru )

 

Disambiguation of "Reorda, Matteo Sonza"

Author of the publication

copydeleteadd this publication to your clipboard
Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study.

, , , and . DATE, page 228-233. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Matteo Garavoglia

Matteo Rini

Matteo Bertini

Marco Matteo

Matteo Gabba

 

Other publications of authors with the same name

BASTION: Board and SoC test instrumentation for ageing and no failure found., , , , , , , , and . DATE, page 115-120. IEEE, (2017)Approximate Equivalence Verification for Protocol Interface Implementation via Genetic Algorithms., , and . EvoWorkshops, volume 1596 of Lecture Notes in Computer Science, page 182-192. Springer, (1999)FlexFi: A Flexible Fault Injection Environment for Microprocessor-Based Systems., , and . SAFECOMP, volume 1698 of Lecture Notes in Computer Science, page 323-335. Springer, (1999)On-line Testing of an Off-the-shelf Microprocessor Board for Safety-critical Applications., , , , , , and . EDCC, volume 1150 of Lecture Notes in Computer Science, page 190-202. Springer, (1996)An automatic approach to perform the verification of hardware designs according to the ISO26262 functional safety standard., , , , , and . LATS, page 1-6. IEEE, (2017)The Use of Model Checking in ATPG for Sequential Circuits., , , and . CAV, volume 531 of Lecture Notes in Computer Science, page 86-95. Springer, (1990)Fault Grading Techniques of Software Test Libraries for Safety-Critical Applications., , and . IEEE Access, (2019)Software-Based Self-Test for Transition Faults: a Case Study., , , and . VLSI-SoC, page 76-81. IEEE, (2019)A Novel Sequence Generation Approach to Diagnose Faults in Reconfigurable Scan Networks., , , and . IEEE Trans. Computers, 69 (1): 87-98 (2020)Test-Plan Optimization for Flying-Probes In-Circuit Testers., , , and . ITC-Asia, page 19-24. IEEE, (2019)