Author of the publication

A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation.

, , , , , and . IEEE J. Solid State Circuits, 46 (1): 18-31 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1 GHz Hardware Loop-Accelerator With Razor-Based Dynamic Adaptation for Energy-Efficient Operation., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (8): 2290-2298 (2014)Smart Municipal Governance System Using Confluence of Technologies in a Developing Country Scenario., and . ICEGOV, page 535-537. ACM, (2021)A 1GHz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation., , , and . CICC, page 1-4. IEEE, (2013)Technical Debt Classification in Issue Trackers using Natural Language Processing based on Transformers., , , and . TechDebt@ICSE, page 92-101. IEEE, (2023)A power-efficient 32b ARM ISA processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation., , , , , and . ISSCC, page 284-285. IEEE, (2010)Maintainability Challenges in ML: A Systematic Literature Review., and . SEAA, page 60-67. IEEE, (2022)Correction to Ä Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation"., , , , , and . IEEE J. Solid State Circuits, 46 (3): 705 (2011)A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation., , , , , and . IEEE J. Solid State Circuits, 46 (1): 18-31 (2011)