Author of the publication

STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter/Intra-Macro Data Reuse.

, , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 57 (8): 2560-2573 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

14.2 A 65nm 24.7µJ/Frame 12.3mW Activation-Similarity-Aware Convolutional Neural Network Video Processor Using Hybrid Precision, Inter-Frame Data Reuse and Mixed-Bit-Width Difference-Frame Data Codec., , , , , , , , , and . ISSCC, page 232-234. IEEE, (2020)ADMP: An Adversarial Double Masks Based Pruning Framework For Unsupervised Cross-Domain Compression., , , and . CoRR, (2020)A New Approach for Optimal Multiple Watermarks Injection., , , and . IEEE Signal Process. Lett., 18 (10): 575-578 (2011)Evaluation of Near-Infrared Reflectance and Transflectance Sensing System for Predicting Manure Nutrients., , and . Remote. Sens., 14 (4): 963 (2022)A Demonstration Platform for Large-Scaled Point Cloud Network Based on 28nm 2D/3D Unified Sparse Convolution Accelerator., , , , , , , , and . AICAS, page 1-2. IEEE, (2023)Component-wise and Unconditionally Energy-Stable VT Flash Calculation., , , , and . ICCS (5), volume 14077 of Lecture Notes in Computer Science, page 369-383. Springer, (2023)SEFormer: Structure Embedding Transformer for 3D Object Detection., , , , and . AAAI, page 632-640. AAAI Press, (2023)A User-Friendly Fast and Accurate Simulation Framework for Non-Ideal Factors in Computing-in-Memory Architecture., , , , , , , , and . ISCAS, page 1-5. IEEE, (2023)Accelerating CNN-RNN Based Machine Health Monitoring on FPGA., , , , and . AICAS, page 184-188. IEEE, (2019)14.3 A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse., , , , , , , , , and 1 other author(s). ISSCC, page 234-236. IEEE, (2020)