Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET., , , , , , , , , and . IEEE J. Solid State Circuits, 54 (1): 29-42 (2019)A multiplexer-based digital passive linear counter (PLINCO)., , , and . ICECS, page 607-610. IEEE, (2009)A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers., , , , , and . VLSIC, page 32-33. IEEE, (2012)Design Considerations for Stochastic Analog-to-Digital Conversion., , , and . ICECS, page 234-237. IEEE, (2007)10.5 A 5.9pJ/b 10Gb/s serial link with unequalized MM-CDR in 14nm tri-gate CMOS., , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)PDF folding for stochastic flash ADCs., , and . ICECS, page 770-773. IEEE, (2010)A 1.4V signal swing hybrid CLS-opamp/ZCBC pipelined ADC using a 300mV output swing opamp., , and . ISSCC, page 302-303. IEEE, (2010)Design of a Split-CLS Pipelined ADC With Full Signal Swing Using an Accurate But Fractional Signal Swing Opamp., , and . IEEE J. Solid State Circuits, 45 (12): 2623-2633 (2010)Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (1): 84-91 (2014)Stochastic Flash Analog-to-Digital Conversion., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (11): 2825-2833 (2010)