( en | de | ru )

 

Disambiguation of "Garg, Siddharth"

Author of the publication

copydeleteadd this publication to your clipboard
Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective.

, , , and . DAC, page 818-821. ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Neil Garg

Siddharth Kaza

Siddharth Nanguneri

Siddharth Hegde

Siddharth Ray

 

Other publications of authors with the same name

Vertically-addressed test structures (VATS) for 3D IC variability and stress measurements., , and . ISQED, page 96-103. IEEE, (2013)HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors., , , and . DAC, page 173:1-173:7. ACM, (2013)EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip., , , and . FPL, page 41-48. IEEE, (2012)Exploiting Process Variability in Voltage/Frequency Control., , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (8): 1392-1404 (2012)Outsourcing Private Machine Learning via Lightweight Secure Arithmetic Computation., , , , , and . CoRR, (2018)Adversarially Robust Learning via Entropic Regularization., , , and . CoRR, (2020)On Evaluating Neural Network Backdoor Defenses., and . CoRR, (2020)Fragility of the Commons under Prospect-Theoretic Risk Attitudes., , and . CoRR, (2014)BandiTS: Dynamic timing speculation using multi-armed bandit based optimization., and . DATE, page 922-925. IEEE, (2017)Low cost permanent fault detection using ultra-reduced instruction set co-processors., , and . DATE, page 933-938. EDA Consortium San Jose, CA, USA / ACM DL, (2013)