Author of the publication

Synthesis of an efficient controlling structure for post-silicon clock skew minimization.

, , , and . ICCAD, page 746-749. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1169-1173 (2016)A probabilistic analysis method for functional qualification under Mutation Analysis., , , , , , , and . DATE, page 147-152. IEEE, (2012)Economic efficiency analysis of wafer fabrication facilities., , and . WSC, page 2216-2222. WSC, (2008)Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (9): 1628-1639 (2015)Concurrency-oriented SoC re-certification by reusing block-level test vectors., , , and . ISQED, page 140-147. IEEE, (2014)Useful-skew clock optimization for multi-power mode designs., , and . ICCAD, page 647-650. IEEE Computer Society, (2011)An efficient phase detector connection structure for the skew synchronization system., , , and . DAC, page 729-734. ACM, (2010)Post silicon skew tuning: Survey and analysis., , , and . ASP-DAC, page 646-651. IEEE, (2012)Synthesis of an efficient controlling structure for post-silicon clock skew minimization., , , and . ICCAD, page 746-749. IEEE, (2010)Hybrid coverage assertions for efficient coverage analysis across simulation and emulation environments., , , , and . ASP-DAC, page 594-599. IEEE, (2015)