( en | de | ru )

 

Disambiguation of "Togawa, Nozomu"

Author of the publication

copydeleteadd this publication to your clipboard
A processor core synthesis system in IP-based SoC design.

, , , , , , and . ASP-DAC, page 286-291. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Togawa, Nozomu
add a person with the name Togawa, Nozomu
 

Other publications of authors with the same name

A parallel LSI architecture for LDPC decoder improving message-passing schedule., , , , and . ISCAS, IEEE, (2006)Energy-efficient high-level synthesis for HDR architectures with clock gating., , and . ISOCC, page 135-138. IEEE, (2012)A Trojan-invalidating Circuit Based on Signal Transitions and Its FPGA Implementation., , and . ISCAS, page 1-5. IEEE, (2018)An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits., , , and . IOLTS, page 53-56. IEEE, (2018)Pedestrian navigation based on landmark recognition using glass-type wearable devices., , , , and . GCCE, page 1-2. IEEE, (2016)A safe and comprehensive route finding method for pedestrian based on lighting and landmark., , , , and . GCCE, page 1-5. IEEE, (2016)Floorplan-driven high-level synthesis using volatile/non-volatile registers for hybrid energy-harvesting systems., , and . ASICON, page 64-67. IEEE, (2017)A visible corner-landmark based route finding algorithm for pedestrian navigation., , , , and . GCCE, page 601-602. IEEE, (2015)Message from the Editor-in-Chief.. IPSJ Trans. Syst. LSI Des. Methodol., (2018)Empirical Evaluation and Optimization of Hardware-Trojan Classification for Gate-Level Netlists Based on Multi-Layer Neural Networks., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (12): 2320-2326 (2018)