( en | de | ru )

 

Disambiguation of "Zhou, Xuehai"

Author of the publication

copydeleteadd this publication to your clipboard
Unbinds data and tasks to improving the Hadoop performance.

, , , , , and . SNPD, page 1-6. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhou Zhou

Zhou Zhou

Rui Zhou

Yayun Zhou

Yaming Zhou

 

Other publications of authors with the same name

Efficient distributed location verification in wireless sensor networks., and . Frontiers Comput. Sci. China, 4 (1): 123-134 (2010)Traceback in wireless sensor networks with packet marking and logging., , and . Frontiers Comput. Sci. China, 5 (3): 308-315 (2011)Heter-Train: A Distributed Training Framework Based on Semi-Asynchronous Parallel Mechanism for Heterogeneous Intelligent Transportation Systems., , , , , , , , , and . IEEE Trans. Intell. Transp. Syst., 25 (1): 959-972 (January 2024)Architecture Support for Task Out-of-Order Execution in MPSoCs., , , , , , and . IEEE Trans. Computers, 64 (5): 1296-1310 (2015)An FPGA Based Accelerator for Clustering Algorithms With Custom Instructions., , , and . IEEE Trans. Computers, 70 (5): 725-732 (2021)WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 4290-4302 (2020)Flexible and Efficient Memory Swapping Across Mobile Devices With LegoSwap., , , , , and . IEEE Trans. Parallel Distributed Syst., 35 (1): 140-153 (January 2024)Emergent Communication for Rules Reasoning., , , , , , , , , and 7 other author(s). CoRR, (2023)Neural Network Instruction Set Extension and Code Mapping Mechanism., , , and . Int. J. Softw. Informatics, 11 (2): 243-258 (2021)Trade-offs between the sensitivity and the speed of the FPGA-based sequence aligner., , , , , and . ISIC, page 280-283. IEEE, (2014)