( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Efficient balance-and-truncate model reduction for large scale systems.

, , и . ACC, стр. 4746-4751. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Friedrich Kok

Franz Kok

Wolfgang Kok

Friedrich Kok

Arthur Kok

 

Другие публикации лиц с тем же именем

Exact and numerically stable closed-form expressions for potential coefficients of rectangular conductors., , и . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (6): 458-462 (2006)An adaptive window-based susceptance extraction and its efficient implementation., , , и . DAC, стр. 728-731. ACM, (2003)Clock Tree Construction based on Arrival Time Constraints., и . ISPD, стр. 67-74. ACM, (2017)Cross link insertion for improving tolerance to variations in clock network synthesis., и . ISPD, стр. 29-36. ACM, (2011)Case study for placement solutions in ispd11 and dac12 routability-driven placement contests., , и . ISPD, стр. 114-119. ACM, (2013)MIP-based detailed placer for mixed-size circuits., и . ISPD, стр. 11-18. ACM, (2014)UST/DME: a clock tree router for general skew constraints., и . ACM Trans. Design Autom. Electr. Syst., 7 (3): 359-379 (2002)Global Interconnect Planning., , и . Handbook of Algorithms for Physical Design Automation, Auerbach Publications, (2008)Fast and Optimal Redundant Via Insertion., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (12): 2197-2208 (2008)Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (1): 81-92 (2002)