( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Efficient balance-and-truncate model reduction for large scale systems.

, , и . ACC, стр. 4746-4751. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Friedrich Kok

Franz Kok

Wolfgang Kok

Friedrich Kok

Arthur Kok

 

Другие публикации лиц с тем же именем

A size scaling approach for mixed-size placement., , и . ISPD, стр. 201-206. ACM, (2012)Floorplan management: incremental placement for gate sizing and buffer insertion., , и . ASP-DAC, стр. 349-354. ACM Press, (2005)Compact and stable modeling of partial inductance and reluctance matrices., , , и . ASP-DAC, стр. 507-510. ACM Press, (2005)A two-dimensional domain decomposition technique for the simulation of quantum-scale devices., , , и . J. Comput. Phys., 231 (4): 1293-1313 (2012)Exact and numerically stable closed-form expressions for potential coefficients of rectangular conductors., , и . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (6): 458-462 (2006)Fast and Optimal Redundant Via Insertion., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (12): 2197-2208 (2008)Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (1): 81-92 (2002)Scalable Construction of Clock Trees With Useful Skew and High Timing Quality., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1161-1174 (2019)Interconnect sizing and spacing with consideration of couplingcapacitance., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (9): 1164-1169 (2001)Global Interconnect Planning., , и . Handbook of Algorithms for Physical Design Automation, Auerbach Publications, (2008)