Author of the publication

Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (1): 81-92 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Clock Tree Construction based on Arrival Time Constraints., and . ISPD, page 67-74. ACM, (2017)Cross link insertion for improving tolerance to variations in clock network synthesis., and . ISPD, page 29-36. ACM, (2011)Case study for placement solutions in ispd11 and dac12 routability-driven placement contests., , and . ISPD, page 114-119. ACM, (2013)MIP-based detailed placer for mixed-size circuits., and . ISPD, page 11-18. ACM, (2014)An adaptive window-based susceptance extraction and its efficient implementation., , , and . DAC, page 728-731. ACM, (2003)UST/DME: a clock tree router for general skew constraints., and . ACM Trans. Design Autom. Electr. Syst., 7 (3): 359-379 (2002)Exact and numerically stable closed-form expressions for potential coefficients of rectangular conductors., , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (6): 458-462 (2006)Global Interconnect Planning., , and . Handbook of Algorithms for Physical Design Automation, Auerbach Publications, (2008)Scalable Construction of Clock Trees With Useful Skew and High Timing Quality., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1161-1174 (2019)Interconnect sizing and spacing with consideration of couplingcapacitance., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (9): 1164-1169 (2001)