( en | de | ru )

 

Disambiguation of "Zervas, Nikolaos D."

Author of the publication

copydeleteadd this publication to your clipboard
Energy Minimization Under Area and Performance Constraints for Multimedia Applications Realized on Embedded Cores.

, , , and . VLSI Design, 14 (3): 273-286 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paul Zervas

Brigitte Zervas

Leonidas Zervas

Nikolaos Sidiras

Nikolaos Keramaris

 

Other publications of authors with the same name

A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints., , , , , and . VLSI Signal Processing, 26 (3): 291-317 (2000)Analytical exploration of power efficient data-reuse transformations on multimedia applications., , , and . ICASSP, page 1161-1164. IEEE, (2001)Memory hierarchy exploration for low power architectures in embedded multimedia applications., , , and . ICIP (3), page 326-329. IEEE, (2001)Accurate Power Estimation of Logic Structures Based on Timed Boolean Functions., , , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 76-87. Springer, (2000)A code transformation-based methodology for improving I-cache performance., , , and . ICECS, page 917-920. IEEE, (2001)Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications., , , , , , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 243-254. Springer, (2000)A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications., , , and . DATE, page 977-983. IEEE Computer Society, (2002)Power exploration of multimedia applications realized on embedded cores., , , and . ISCAS (4), page 378-381. IEEE, (1999)Performance comparison of DWT scheduling alternatives on programmable platforms., , , , , and . ISCAS (2), page 761-764. IEEE, (2001)Power, performance and area exploration of block matching algorithms mapped on programmable processors., , , , , , , and . ICIP (3), page 728-731. IEEE, (2001)