( en | de | ru )

 

Disambiguation of "Bajoria, Shagun"

Author of the publication

copydeleteadd this publication to your clipboard
A 6GHz Multi-Path Multi-Frequency Chopping CTΔΣ Modulator achieving 122dBFS SFDR from 150kHz to 120MHz BW.

, , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Bajoria, Shagun
add a person with the name Bajoria, Shagun
 

Other publications of authors with the same name

A 158-mW 360-MHz BW 68-dB DR Continuous-Time 1-1-1 Filtering MASH ADC in 40-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 57 (12): 3781-3793 (2022)A 6GHz Multi-Path Multi-Frequency Chopping CTΔΣ Modulator achieving 122dBFS SFDR from 150kHz to 120MHz BW., , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)Novel Baseband Analog Beamforming through Resistive DACs and Sigma Delta Modulators., , , , , , , and . ECCTD, page 1-4. IEEE, (2020)A 28-nm 6-GHz 2-bit Continuous-Time ΔΣ ADC With -101-dBc THD and 120-MHz Bandwidth Using Blind Digital DAC Error Correction., , , , , , and . IEEE J. Solid State Circuits, 57 (12): 3768-3780 (2022)A 5GS/s 360MHz-BW 68dB-DR Continuous-Time 1-1-1 Filtering MASH ΔΣ ADC in 40nm CMOS., , , , , , and . ISSCC, page 414-416. IEEE, (2022)Analysis of the Inter-Stage Signal Leakage in Wide BW Low OSR and High DR CT MASH ΔΣM., , , , , and . ISCAS, page 1-5. IEEE, (2020)A 120-MHz BW, 122-dBFS SFDR CTΔΣ ADC With a Multi-Path Multi-Frequency Chopping Scheme., , , , , , , and . IEEE J. Solid State Circuits, 59 (4): 1184-1193 (April 2024)A 6GS/s 0.5GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS., , , , , , , and . ESSCIRC, page 491-494. IEEE, (2021)A 2GHz 2-bit Continuous-Time Delta Sigma ADC with 2GHz chopper achieving 12nV/sqrt(Hz) 1/f noise at 153kHz and -104.7dBc THD in 30MHz BW., , , , , , , , , and . ESSCIRC, page 321-324. IEEE, (2022)Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation., , , and . ISLPED, page 193-196. ACM, (2008)