( en | de | ru )

 

Disambiguation of "Monchiero, Matteo"

Author of the publication

copydeleteadd this publication to your clipboard
A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications.

, , , , , , , and . DATE, page 1039-1044. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Matteo Garavoglia

Marco Matteo

Matteo Gabba

Matteo Bertini

Matteo Rini

 

Other publications of authors with the same name

Power Management of Datacenter Workloads Using Per-Core Power Gating., , , , and . IEEE Comput. Archit. Lett., 8 (2): 48-51 (2009)Corona: System Implications of Emerging Nanophotonic Technology., , , , , , , , , and . ISCA, page 153-164. IEEE Computer Society, (2008)An Internal Partial Dynamic Reconfiguration Implementation of the JPEG Encoder for Low-Cost FPGAsb., , , , and . ISVLSI, page 449-450. IEEE Computer Society, (2007)Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors., , , and . ICSAMOS, page 144-151. IEEE, (2006)Power-aware branch prediction techniques: a compiler-hints based approach for VLIW processors., , , , , and . ACM Great Lakes Symposium on VLSI, page 440-443. ACM, (2004)Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip., , , , and . DATE, page 804-805. IEEE Computer Society, (2005)The Combined Perceptron Branch Predictor., and . Euro-Par, volume 3648 of Lecture Notes in Computer Science, page 487-496. Springer, (2005)Using Coherence Information and Decay Techniques to Optimize L2 Cache Leakage in CMPs., , and . ICPP, page 1-8. IEEE Computer Society, (2009)A multiprocessor self-reconfigurable JPEG2000 encoder., , , , , , and . IPDPS, page 1-8. IEEE, (2009)A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies., , , , and . ISCA, page 51-62. IEEE Computer Society, (2008)