Author of the publication

Sneak path enabled authentication for memristive crossbar memories.

, , , and . AsianHOST, page 1-6. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploiting Memristive Crossbar Memories as Dual-Use Security Primitives in IoT Devices., , and . ISVLSI, page 615-620. IEEE Computer Society, (2017)A Secure Back-up and Restore for Resource-Constrained IoT based on Nanotechnology., , , and . CoRR, (2020)A Designer's Rationale for Nanoelectronic Hardware Security Primitives., , and . ISVLSI, page 194-199. IEEE Computer Society, (2016)Chaos computing for mitigating side channel attack., , , and . HOST, page 143-146. IEEE Computer Society, (2018)Memristor Crossbar PUF based Lightweight Hardware Security for IoT., , , , and . ICCE, page 1-4. IEEE, (2019)Direct Numerical Simulation of Fully-Developed Turbulent Channel Flow Using the Lattice Boltzmann Method and Analysis of OpenMP Scalability., , and . HPCS, volume 5976 of Lecture Notes in Computer Science, page 1-19. Springer, (2009)Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS., , , , and . MWSCAS, page 1016-1019. IEEE, (2018)Nanoelectronic Security Designs for Resource-Constrained Internet of Things Devices: Finding Security Solutions with Nanoelectronic Hardwares., , and . IEEE Consumer Electronics Magazine, 7 (6): 15-22 (2018)A Chaos-Based Complex Micro-instruction Set for Mitigating Instruction Reverse Engineering., , , , and . J. Hardw. Syst. Secur., 4 (2): 69-85 (2020)MPI scalability of a large memory LES code., and . IJHPCN, 4 (5/6): 295-302 (2006)