( en | de | ru )

 

Disambiguation of "Rajwar, Ravi"

Author of the publication

copydeleteadd this publication to your clipboard
The Atomic Manifesto: a Story in Four Quarks.

, , , , , , , , , , , , and . Atomicity in System Design and Execution, volume 04181 of Dagstuhl Seminar Proceedings, Internationales Begegnungs- und Forschungszentrum für Informatik (IBFI), Schloss Dagstuhl, Germany, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ravi Walli

Mylapore Ravi

Jewgeni Ravik

Holger Raviol

Samatha Ravipati

 

Other publications of authors with the same name

Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance., , , , and . IEEE Micro, 24 (6): 62-73 (2004)Improving the Throughput of Synchronization by Insertion of Delays., , and . HPCA, page 168-179. IEEE Computer Society, (2000)Transactional memory and the birthday paradox., and . SPAA, page 303-304. ACM, (2007)Transactional Memory, 2nd Edition, , and . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2010)An Architectural Evaluation of Java TPC-W., , , and . HPCA, page 229-240. IEEE Computer Society, (2001)Towards an Adaptable Systems Architecture for Memory Tiering at Warehouse-Scale., , , , , , , , , and 8 other author(s). ASPLOS (3), page 727-741. ACM, (2023)Scalable Load and Store Processing in Latency-Tolerant Processors., , , , and . IEEE Micro, 26 (1): 30-39 (2006)Inferential queueing and speculative push for reducing critical communication latencies., , and . ICS, page 273-284. ACM, (2003)Performance evaluation of Intel® transactional synchronization extensions for high-performance computing., , , and . SC, page 19:1-19:11. ACM, (2013)Haswell: The Fourth-Generation Intel Core Processor., , , , , , , , , and 11 other author(s). IEEE Micro, 34 (2): 6-20 (2014)