( en | de | ru )

 

Disambiguation of "Sakamoto, Noriaki"

Author of the publication

copydeleteadd this publication to your clipboard
A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D.

, , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 55 (1): 133-144 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Keizo Sakamoto

Hideyuki Sakamoto

Peter Takaschi Sakamoto

 

Other publications of authors with the same name

CGRA-ME: A unified framework for CGRA modelling and exploration., , , , , , and . ASAP, page 184-189. IEEE Computer Society, (2017)Interactive interface of realtime 3D sound movement for embedded applications., , , , , and . ISCAS (2), page 520-523. IEEE, (2003)Grid Computing Solutions for Artificial Neural Network-based Electricity Market Forecasts., , and . IJCNN, page 4382-4386. IEEE, (2006)A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 55 (1): 133-144 (2020)Power-Management Features of R-Mobile U2, an Integrated Application Processor and Baseband Processor., , , , , , , , , and 5 other author(s). IEEE Micro, 33 (6): 26-36 (2013)A 123μW standby power technique with EM-tolerant 1.8V I/O NMOS power switch in 28nm HKMG technology., , , , , , , , , and 1 other author(s). CICC, page 1-4. IEEE, (2012)DSP implementation of 3D sound localization algorithm for monaural sound source., , , and . ICECS, page 1061-1064. IEEE, (2001)Single DSP Implementation of Realtime 3D Sound Synthesis Algorithm., , , and . Journal of Circuits, Systems, and Computers, 12 (1): 55-74 (2003)Designing and packaging technology of Renesas SIP., , , , and . ISCAS (6), page 5926-5929. IEEE, (2005)Subleq⊝: An Area-Efficient Two-Instruction-Set Computer., , , and . IEEE Embed. Syst. Lett., 9 (2): 33-36 (2017)