Author of the publication

SMT-centric power-aware thread placement in chip multiprocessors.

, , and . PACT, page 167-176. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Long-Term Workload Phases: Duration Predictions and Applications to DVFS, , and . IEEE Micro, 25 (5): 39-51 (2005)Invited paper: Secure swarm intelligence: A new approach to many-core power management., , and . ISLPED, page 1-6. IEEE, (2017)CPU Accounting for Multicore Processors., , , , , and . IEEE Trans. Computers, 61 (2): 251-264 (2012)NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators., , , and . MICRO, page 507-521. ACM, (2021)14.5 A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types, Distributed Hardware Power Management and Flexible NoC-Based Data Orchestration., , , , , , , , , and 19 other author(s). ISSCC, page 262-264. IEEE, (2024)On the Scalability of HeapCheck., , , , and . DSN (Supplements), page 15-18. IEEE, (2022)Hardware Support for Low-Cost Memory Safety., , , , and . DSN (Supplements), page 57-60. IEEE, (2021)Efficient Pruning for Machine Learning Under Homomorphic Encryption., , , , , , , , , and 1 other author(s). ESORICS (4), volume 14347 of Lecture Notes in Computer Science, page 204-225. Springer, (2023)Energy Efficiency Boost in the AI-Infused POWER10 Processor., , , , , , , , , and 16 other author(s). ISCA, page 29-42. IEEE, (2021)Abstraction and microarchitecture scaling in early-stage power modeling., , , , and . HPCA, page 394-405. IEEE Computer Society, (2011)