Author of the publication

A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications.

, , , , , , and . ISSCC, page 458-615. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 9.15mW 0.22mm2 10b 204MS/s pipelined SAR ADC in 65nm CMOS., , , , , , and . CICC, page 1-4. IEEE, (2010)A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications., , , , , , and . ISSCC, page 458-615. IEEE, (2007)A Dual-Channel Pipelined ADC With Sub-ADC Based on Flash-SAR Architecture., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (11): 741-745 (2012)Chiplet Heterogeneous-Integration AI Processor., , , , , , , , , and 5 other author(s). ICEIC, page 1-2. IEEE, (2023)A 12b 50 MHz 3.3V CMOS acquisition time minimized A/D converter., , , , and . ASP-DAC, page 613-616. ACM, (2000)Acquisition-time minimization and merged-capacitor switching techniques for sampling-rate and resolution improvement of CMOS ADCs., , , and . ISCAS, page 451-454. IEEE, (2000)A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS., , , , and . ISSCC, page 456-615. IEEE, (2007)A 10-bit 30-MS/s successive approximation register analog-to-digital converter for low-power sub-sampling applications., , , and . Microelectron. J., 42 (12): 1335-1342 (2011)A 12-bit 200-MS/s pipelined A/D converter with sampling skew reduction technique., , , and . Microelectron. J., 42 (11): 1225-1230 (2011)A 10-bit 205-MS/s 1.0-mm2 90-nm CMOS Pipeline ADC for Flat Panel Display Applications., , , and . IEEE J. Solid State Circuits, 42 (12): 2688-2695 (2007)