Author of the publication

A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI.

, , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 52 (7): 1863-1875 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET., , , , , , , , , and . ESSCIRC, page 322-325. IEEE, (2018)A 4.78mm2 fully-integrated neuromodulation SoC combining 64 acquisition channels with digital compression and simultaneous dual stimulation., , , , , , , and . VLSIC, page 1-2. IEEE, (2014)A 6b 46GS/s ADC with >23GHz BW and sparkle-code error correction., and . VLSIC, page 162-. IEEE, (2015)A frequency-reconfigurable multi-standard 65nm CMOS digital transmitter with LTCC interposers., , , , , , , , and . A-SSCC, page 345-348. IEEE, (2014)Open-Source EDA Tools and IP, A View from the Trenches., , , and . DAC, page 79. ACM, (2019)BAG: a designer-oriented integrated framework for the development of AMS circuit generators., , , , , , , , , and 3 other author(s). ICCAD, page 74-81. IEEE, (2013)A 12.8GS/s time-interleaved SAR ADC with 25GHz 3dB ERBW and 4.6b ENOB., and . CICC, page 1-4. IEEE, (2013)Design of high-speed wireline transceivers for backplane communications in 28nm CMOS., , , , , , , , , and 1 other author(s). CICC, page 1-4. IEEE, (2012)Design and Automatic Generation of High-Speed Circuits for Wireline Communications., , and . ISOCC, page 40-41. IEEE, (2019)A 32nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W/mm2 at 81% efficiency., , , , , and . ISSCC, page 210-211. IEEE, (2010)