( en | de | ru )

 

Disambiguation of "BanaiyanMofrad, Abbas"

Author of the publication

copydeleteadd this publication to your clipboard
DPCS: Dynamic Power/Capacity Scaling for SRAM Caches in the Nanoscale Era.

, , , , and . ACM Trans. Archit. Code Optim., 12 (3): 27:1-27:26 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abbas Abbas

Mohammed Jawad Abbas

Sami Abbas

Faisal Abbas

Raya Abbas

 

Other publications of authors with the same name

Reliable On-Chip Memory Design for CMPs.. SRDS, page 487-488. IEEE Computer Society, (2012)Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation., , and . ACM Trans. Embed. Comput. Syst., 14 (2): 32:1-32:24 (2015)DPCS: Dynamic Power/Capacity Scaling for SRAM Caches in the Nanoscale Era., , , , and . ACM Trans. Archit. Code Optim., 12 (3): 27:1-27:26 (2015)Resilient On-Chip Memory Design in the Nano Era.. University of California, Irvine, USA, (2015)Multi-Layer Memory Resiliency., , , , , and . DAC, page 48:1-48:6. ACM, (2014)A novel NoC-based design for fault-tolerance of last-level caches in CMPs., , and . CODES+ISSS, page 63-72. ACM, (2012)Exploiting Partially-Forgetful Memories for Approximate Computing., , and . IEEE Embed. Syst. Lett., 7 (1): 19-22 (2015)Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches., , , , and . DAC, page 100:1-100:6. ACM, (2014)FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation., , and . CASES, page 95-104. ACM, (2011)Modeling and analysis of fault-tolerant distributed memories for networks-on-chip., , and . DATE, page 1605-1608. EDA Consortium San Jose, CA, USA / ACM DL, (2013)