( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Low-Power Split-Controlled Single Ended Storage Content Addressable Memory.

, , , и . iSES, стр. 369-372. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vilma Anupöld

Anup Das

Anup Pradhan

Anup Ramachandran

Anup Biswas

 

Другие публикации лиц с тем же именем

EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control., и . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2142-2151 (2016)Match-line control unit for power and delay reduction in hybrid CAM., , , и . IET Circuits Devices Syst., 15 (3): 272-283 (2021)ASIC design of a high speed low power circuit for factorial calculation using ancient Vedic mathematics., , , и . Microelectron. J., 42 (12): 1343-1352 (2011)Design of a Low Leakage, Low Power and High Performance Search and Read Memory Using CAM and SRAM., , и . J. Low Power Electron., 4 (2): 158-168 (2008)Design of High Performance 8 bit Multiplier using Vedic Multiplication Algorithm with McCMOS Technique., , , и . J. Signal Process. Syst., 76 (1): 1-9 (2014)SMS-CAM: Shared matchline scheme for content addressable memory., , , и . Integr., (2023)A Low-Voltage 13T Latch-Type Sense Amplifier with Regenerative Feedback for Ultra Speed Memory Access., , , и . VLSID, стр. 341-346. IEEE Computer Society, (2017)Low-power content addressable memory design using two-layer P-N match-line control and sensing., , , и . Integr., (2020)A 9-T 833-MHz 1.72-fJ/Bit/Search Quasi-Static Ternary Fully Associative Cache Tag With Selective Matchline Evaluation for Wire Speed Applications., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (11): 1910-1920 (2016)A Low-Overhead Dynamic TCAM With Pipelined Read-Restore Refresh Scheme., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (5): 1591-1601 (2018)