( en | de | ru )

 

Disambiguation of "Niemier, Michael T."

Author of the publication

copydeleteadd this publication to your clipboard
Tunnel FET Current Mode Logic for DPA-Resilient Circuit Designs.

, , , , , and . IEEE Trans. Emerg. Top. Comput., 5 (3): 340-352 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kay Niemier

Michael R T Macnair

T Peters

T Frieberg

T Attin

 

Other publications of authors with the same name

SearcHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2422-2433 (2020)Petaflop Computing for Protein Folding., , , , and . PPSC, (2001)A New Secure Memory System for Efficient Data Protection and Access Pattern Obfuscation., , , , and . CoRR, (2024)In-Memory Nearest Neighbor Search with FeFET Multi-Bit Content-Addressable Memories., , , , , , , , and . CoRR, (2020)A Reconfigurable FeFET Content Addressable Memory for Multi-State Hamming Distance., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2356-2369 (2023)Cross-layer efforts for energy-efficient computing: towards peta operations per second per watt., and . Frontiers Inf. Technol. Electron. Eng., 19 (10): 1209-1223 (2018)Guest Editors' Introduction: Special Issue on Architecture Advances Enabled by Emerging Technologies., , , and . IEEE Des. Test, 36 (3): 5-6 (2019)An Ultra-Dense 2FeFET TCAM Design Based on a Multi-Domain FeFET Model., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (9): 1577-1581 (2019)Tunnel FET Current Mode Logic for DPA-Resilient Circuit Designs., , , , , and . IEEE Trans. Emerg. Top. Comput., 5 (3): 340-352 (2017)A mixed signal architecture for convolutional neural networks., , , , , , and . CoRR, (2018)