( en | de | ru )

 

Disambiguation of "Kelefouras, Vasilios I."

Author of the publication

copydeleteadd this publication to your clipboard
Combining Software Cache Partitioning and Loop Tiling for Effective Shared Cache Management.

, , and . ACM Trans. Embed. Comput. Syst., 17 (3): 72:1-72:25 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vasilios Trakas

Vasilios Katos

Vasilios Gemenetzis

Vasilios Zorkadis

Vasilios Darlagiannis

 

Other publications of authors with the same name

A methodology correlating code optimizations with data memory accesses, execution time and energy consumption., and . J. Supercomput., 75 (10): 6710-6745 (2019)Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints., , , , and . ACM Trans. Archit. Code Optim., 10 (2): 6:1-6:25 (2013)On the exploitation of a high-throughput SHA-256 FPGA design for HMAC., , , , and . ACM Trans. Reconfigurable Technol. Syst., 5 (1): 2:1-2:28 (2012)Array Size Computation under Uniform Overlapping and Irregular Accesses., , , and . ACM Trans. Design Autom. Electr. Syst., 21 (2): 22:1-22:35 (2016)A methodology for speeding up loop kernels by exploiting the software information and the memory architecture., , and . Comput. Lang. Syst. Struct., (2015)Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes., , , and . ACM Trans. Design Autom. Electr. Syst., 19 (1): 4:1-4:30 (2013)Workflow simulation and multi-threading aware task scheduling for heterogeneous computing., and . J. Parallel Distributed Comput., (2022)A Practical Approach for Employing Tensor Train Decomposition in Edge Devices., , , and . Int. J. Parallel Program., 52 (1): 20-39 (April 2024)Workflow Simulation Aware and Multi-threading Effective Task Scheduling for Heterogeneous Computing., and . HiPC, page 215-224. IEEE, (2018)Cache Partitioning + Loop Tiling: A Methodology for Effective Shared Cache Management., , and . ISVLSI, page 477-482. IEEE Computer Society, (2017)